

Notice of References Cited

Application/Control No.

09/757,405

Applicant(s)/Patent Under
Reexamination
LIANG, GUOJIN

Examiner

Chun Cao

Art Unit

2185

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,629,250	09-2003	Kopser et al.	713/401
	B	US-6,625,242	09-2003	Yoo et al.	375/376
	C	US-6,326,830	12-2001	Brady et al.	327/293
	D	US-6,173,432	01-2001	Harrison, Ronnie M.	716/1
	E	US-6,157,690	12-2000	Yoneda, Satoshi	375/376
	F	US-6,069,506	05-2000	Miller et al.	327/156
	G	US-6,041,419	03-2000	Huang et al.	713/401
	H	US-5,926,047	07-1999	Harrison, Ronnie M.	327/159
	I	US-5,872,959	02-1999	Nguyen et al.	713/401
	J	US-5,692,165	11-1997	Jeddeloh et al.	713/400
	K	US-4,620,180	10-1986	Carlton, Stephen C.	341/100
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	2000-134072	05-2000	JPO	Hara, Masaaki	
	O	4-367137	12-1992	JPO	Ibata, Mitsunori	
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Watson, Jr. et al., "Clock Buffer Chip with Multiple Target Automatic Skew Compensation", IEEE Journal of Solid-State Circuits Vol. 30, No. 11, November 1995, pp 1267-1276.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.